Maze Routing with Bu er Insertion and Wiresizing

نویسنده

  • Minghorng Lai
چکیده

We propose an elegant formulation of the Maze Routing with Bu er Insertion and Wiresizing pr oblem as a graph-the oretic shortest path problem. This formulation provides time and space performance improvements over previously proposed dynamic-programming based techniques. R outing c onstr aints such as wiring obstacles and restrictions on bu er locations and types are easily incorporated in the formulation. Furthermore, e cient softwar eroutines solving shortest path problems in existing graph applic ation libraries can be applied. We construct a BP-Graph such that the length of every path in this graph is e qual to the Elmore delay. Therefore, nding the minimum Elmore delay path becomes a nite shortest path problem. The bu er choices and insertion locations are represente d as the vertices in the BP-Graph. The interconnect wir es are sized by constructing a look-up table for bu er-to-bu er wir esizing solutions. We also provide a technique that is able to tremendously improve the runtime. Experiments show improvements over previously proposed methods.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Simultaneous Routing and Bu er Insertion with Restrictions on Bu er Locations

During the routing of global interconnects, macro blocks form useful routing regions which allow wires to go through but forbid bu ers to be inserted. They give restrictions on bu er locations. In this paper, we take these bu er location restrictions into consideration and solve the simultaneous maze routing and bu er insertion problem. Given a block placement de ning bu er location restriction...

متن کامل

Simultaneous Routing and Bu er Insertion with

Locations Hai Zhou1, D.F. Wong1, I-Min Liu2, and Adnan Aziz2 1 Department of Computer Sciences, University of Texas, Austin, TX 78712 2 Department of Electrical and Computer Engineering, University of Texas, Austin, TX 78712 Abstract During the routing of global interconnects, macro blocks form useful routing regions which allow wires to go through but forbid bu ers to be inserted. They give re...

متن کامل

Interconnect Layout Optimization by Simultaneous Steiner Tree Construction and Bu er Insertion

This paper presents an algorithm for interconnect layout optimization with bu er insertion. Given a source and n sinks of a signal net, with given positions and a required arrival time associated with each sink, the algorithm nds a bu ered Steiner tree so that the required arrival time (or timing slack) at the source is maximized. In the algorithm, Steiner routing tree construction and bu er in...

متن کامل

An Algorithm for Zero-Skew Clock Tree Routing with Bu er Insertion

We study the problem of multi-stage zero skew clock tree construction for minimizing clock phase delay and wirelength. In existing approaches clock bu ers are inserted only after clock tree is constructed. The novelty of this paper lies in simultaneously perform clock tree routing and bu er insertion. We propose a clustering-based algorithm which uses shortest delay as the cost function. We sho...

متن کامل

Comments on "Filling algorithms and analyses for layout density control"

1209 wire choices are available, because only the look-up table needs to be reconstructed for different choices of wire sizes. The look-up table is constructed very efficiently since every buffer-to-buffer delay is computed incrementally and only once. In other words, as the number of wire sizes increases, the new method is able to gain reduction in delay without need of dramatically increasing...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2000